Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text
Description
Interrupt request register for the Cortex-M0+ CPU.
Fields
| INTREQ | If any bit is set, an interrupt request is sent to the
Cortex-M0+ interrupt controller.
|
Links
(
)